(19) World Intellectual Property Organization-International Bureau





(43) International Publication Date 3 May 2001 (03.05.2001)

PCT

(10) International Publication Number WO 01/31460 A1

(51) International Patent Classification7:

G06F 13/40

- (21) International Application Number: PCT/US00/29275
- (22) International Filing Date: 23 October 2000 (23.10.2000)
- (25) Filing Language:

English

(26) Publication Language:

Linglish

(30) Priority Data: 09/428,134

26 October 1999 (26.10.1999) U

- (71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): AJANOVIC, Jasmin [US/US]; 1325 N.W. Frazier Court, Portland, OR 97229 (US). HARRIMAN, David, J. [US/US]; 846 27th Avenue, Sacramento, CA 95816 (US).


- (74) Agents: MALLIE, Michael, J. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th Floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).
- (81) Designated States (national): A.E., A.G., A.L., A.M., A.T., A.U., A.Z., B.A., B.B., B.G., B.R., B.Y., B.Z., C.A., C.H., C.N., C.R., C.U., C.Z., D.E., D.K., D.M., D.Z., E.E., E.S., F.I., G.B., G.D., G.E., G.H., G.M., H.R., H.U., H.D., H.L., H.N., I.S., J.P., K.E., K.G., K.P., K.R., K.Z., L.C., L.K., L.R., L.S., L.T., L.U., L.V., M.A., M.D., M.G., M.K., M.N., M.W., M.X., M.Z., N.O., N.Z., P.L., P.T., R.O., R.U., S.D., S.E., S.G., S.I., S.K., S.L., T.J., T.M., T.R., T.T., T.Z., U.A., U.G., U.S., U.Z., V.N., Y.U., Z.A., Z.W.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

- With international search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

[Continued on next page]

(54) Tide: METHOD AND APPARATUS FOR AN IMPROVED INTERFACE BETWEEN COMPUTER COMPONENTS



(57) Abstract: An interface to transfer data between a memory control hub and an input/output control hub of a chipset within a computer system. One embodiment of the interface includes a bi-directional data signal path and a pair of source synchronous strobe signals. The data signal path transmits data in packets via split transactions. In addition, the packets include a request packet and a completion packet, if necessary. Furthermore, in one embodiment, the request packets include a transaction descriptor.

01/31460 A1

WO 01/31460 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

METHOD AND APPARATUS FOR AN IMPROVED INTERFACE BETWEEN COMPUTER COMPONENTS

5

FIELD OF INVENTION

The present invention relates to the field of computer systems, and, in particular, the field of providing an improved interface between computer components.

10

BACKGROUND OF THE INVENTION

Modern computer systems include a Central Processing Units (CPU 101) interconnected to system memory 103 (i.e., the CPU/memory subsystem.) As shown in Figure 1, data and other signals are transmitted between the CPU and system memory via a component commonly referred to as a host bridge 105. The host bridge 105 may also provide other components and/or subsystems in a computer with an interface to the CPU/memory subsystem.

For example, as further shown in Figure 1, peripheral components

(e.g., a keyboard109, disk drive 110 and/or mouse 111) may be

interconnected to each other via a input/output (I/O) bridge 107. The

I/O bridge 107, in turn, may be interconnected with the host bridge 105 to

provide an interface between the peripherals and the CPU/memory

subsystem.

Additional external busses (e.g., a Peripheral Component Interconnect (PCI) bus 113), however, may also join the interface between the I/O bridge 107 and the CPU/memory subsystem. As a result, the interface between the I/O bridge 107 and CPU/memory subsystem is further complicated and restricted by the specifications/requirements of an external bus 113 (e.g., PCI) which joins the interface between the I/O bridge 107 and the CPU/memory subsystem.

As a result, there is a need for an improved interface between peripheral components and the processor/memory subsystems.

5

SUMMARY OF THE INVENTION

The present invention provides an interface to transfer data between a memory control hub (MCH) and a input/output control hub (ICH) within a computer system, including a data signal path to transmit data between hubs in packets via split transactions, and a set of command signals, wherein the interface provides a point-to-point connection between the MCH and the ICH, exclusive of an external bus connected directly to the interface.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements, and in which:

5

Figure 1 illustrates a computer system implementing an interface between computer components according to the prior art.

Figure 2 is a block diagram of one embodiment of a computer system implementing the improved interface between computer components.

Figure 3 is a timing diagram illustrating a split transaction implemented by one embodiment of an interface.

15

Figure 4 is a block diagram of one embodiment of a computer system implementing a hierarchy of multiple improved interfaces between computer components.

20

Figure 5 is a timing diagram illustrating arbitration and transmission of data packets, according to one embodiment.

Figure 6 is a timing diagram illustrating flow control of data packets, according to one embodiment.

25

Figure 7 illustrates a flow diagram describing the steps of responding to flow control operations according to one embodiment.

10

15

20

Figure 8 illustrates the physical signal interface according to one embodiment.

Figure 9 is a timing diagram illustrating source synchronous clocking according to one embodiment.

Figure 10 illustrates a computer system having multiple processors implementing an improved interface between computer components according to one embodiment.

Figure 11 is a block diagram of one embodiment of a computer system implementing the improved interface between computer components, wherein a central processing unit is integrated with a computer component.

Figure 12 is a block diagram of one embodiment of a computer system implementing the improved interface between computer components, wherein a central processing unit is integrated with a computer component, and a graphics unit.

5

10

15

20

DETAILED DESCRIPTION

An improved interface between computer components is described.

The interface may be referred to, herein, as a hub-interface. The hubinterface is an interface for connecting building blocks of core logic via a
narrow and high bandwidth interface.

In the following description, numerous details are set forth. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form, rather than in detail, in order to avoid obscuring the present invention.

As illustrated in Figure 2, one embodiment of the hub-interface provides individual components with a point-to-point interface. In alternative embodiments, however, the hub-interface may provide an interface between three or more components.

More specifically, Figure 2 illustrates one embodiment of the hubinterface 204 used to interconnect two separate components (i.e., hub agents) within a chipset. The hub agents provide a central connection between two or more separate buses and/or other types of communication lines.

For example, as further shown in Figure 2, the chipset includes a memory control hub 204 (MCH) and an input/output (ICH) hub 206. The memory control hub 204, as shown in Figure 2, provides an

interconnection/hub between one or more Central Processing Units 208 (CPU) and the system memory 210.

The ICH 206 provides an interconnection between various peripheral components within the system (e.g. a keyboard 218, disk drive 224, scanner 222 and/or mouse 220.) Moreover, the external busses and their agents (e.g., Peripheral Component Interconnect (PCI) bus 212 and PCI agents 214), interconnect indirectly with the memory 210 and CPU 208 via the hub-interface 202, by interconnecting with the ICH 206, rather than interconnecting directly with the memory control hub 204.

5

10

15

20

By using the hub-interface to interconnect the memory control hub 204 and the ICH 206, improved access is provided between I/O components and the CPU/memory subsystem (e.g., increased bandwidth, protocol independence, and lower latency.) In addition, the hub-interface may also improve the scalability of a computer system (e.g., upgrading from a base desktop platform to high-end desktop platforms or workstation platform) by providing a backbone for I/O building blocks.

In an alternative embodiment, the CPU and the MCH are integrated on a single semiconductor unit 230, as shown in figure 11, wherein the single semiconductor unit 230 is coupled to the ICH via the hub-interface. In another alternative embodiment, the MCH and a graphics unit 232 (e.g. control/accelerator) are integrated on a single semiconductor unit 230, as shown in Figure 12, wherein the single

semiconductor unit 230 is coupled to the ICH via the hub-interface. In yet another alternative embodiment, the MCH, the graphics unit 232 and the CPU are integrated on a single semiconductor unit 230, wherein the single semiconductor unit 230 is coupled to the ICH via the hub-interface.

To provide the improved interface, the hub-interface includes one or more unique features. In one embodiment, transactions are transferred across the hub-interface using a packet based split-transaction protocol. For example, a request packet is used to start a transaction and a separate completion packet may subsequently be used to terminate a transaction, if necessary.

5

10

15

Figure 3 illustrates an example of a split transaction across the hub-interface. As illustrated in Figure 3, a hub agent initially obtains ownership of the hub-interface via arbitration 302. Following the arbitration, there is a request phase 304. If necessary (e.g., in the case of returning data for a read transaction), a completion phase 308 will follow the request phase. Prior to the completion phase, however, the responding hub agent, will first arbitrate 306 for ownership of the hub-interface.

In between the time of transmitting a request packet and a

corresponding completion packet across the hub-interface, separate
unrelated packets may be transmitted across the hub-interface in
accordance with predetermined order rules, as discussed below in more

detail. For example in the case of a read request from a peripheral to memory, providing the requested data may take multiple clock cycles to have the data ready to be returned in a completion packet. During the time it takes to obtain the requested data, separate unrelated completion and/or request packets waiting in a queue/pipe of the memory control hub 204 may be transmitted to the ICH 206.

5

10

15

Furthermore, as shown in Figure 3, each request or completion is transmitted as a packet across the interface. For write type transactions, data is associated with the request. For read type transactions, there will be data associated with the completion. In some cases, there will be more than one completion for a request for the case where the completion packet is disconnected, effectively splitting it into multiple completion packets.

In addition, in one embodiment, the hub-interface uses transaction descriptors for routing of hub-interface traffic as well as identifying the attributes of a transaction. For instance, the descriptors may be used to define a transaction as isochronous or asynchronous, which, as a result, may then be handled in accordance with a predefined protocol.

Furthermore, in one embodiment, the bandwidth of the interface is

increased in part by transmitting the data packets via a source

synchronous clock mode. Moreover, in one embodiment, the hubinterface provides the increased bandwidth despite using a narrow

connection (e.g., less pins/pads than have typically been used in the prior art).

In alternative embodiments, however, a hub-interface may be implemented with less than all of the unique features as discussed above, without departing from the scope of the invention. Moreover, the hub-interface could also be used to interconnect bridges and and/or other components within or external to a chipset, without departing from the scope of the present invention.

TRANSACTION, PROTOCOL AND PHYSICAL LAYERS

For greater clarity, the hub-interface is described in three parts: a transaction layer; a protocol layer; and a physical layer. The distinctions between layers, however, is to be regarded in an illustrative rather than a restrictive sense, and is therefore does not imply a particular preferred embodiment.

TRANSACTION LAYER

5

10

15

20

In one embodiment of the hub-interface, the transaction layer supports the routing of separate transactions transmitted across the hub-interface (which may consist of one or more packets.) For example, in one embodiment, the transaction layer of the hub-interface generates transaction descriptors, which are included in the requests and data

packets. The transaction descriptors may be used to support arbitration between queues within a hub agent (e.g., MCH), and/or to facilitate routing of requests and data packets through the hub-interface.

For instance, in one embodiment, the transaction descriptors support routing of completion packets back to the request-initiating agent based on initially supplied (within a request packet) routing information.

The transaction descriptors also help to reduce or possibly packet-decoding logic within the hub agents.

5

10

15

In alternative embodiments, the transaction descriptors also provide the ability to distinguish the handling of requests based on their respective transaction attributes. For instance, the transaction attributes identified in the transaction descriptors may identify operations as Isochronous (i.e., operations that move fixed amounts of data on a regular basis; e.g., video or audio real time operations.) As a result, the operations, as identified by the transaction attributes, may be handled in accordance with a corresponding predetermined routing protocol in order to support a specific type of operation (e.g., isochronous.)

In one embodiment, the transaction descriptors include two fields:

a routing field and an attribute field. In alternative embodiments, more

or less fields may be used to provide one or more of the functions of the transaction descriptors, without departing from the scope of the invention.

In one embodiment, the routing field is a six-bit field used for packet routing, as shown below in Table 1. The size of the routing field, as well as the attribute field, may vary within the scope of the invention.

Table 1 Routing Field of Transaction Descriptor

5

5	4	3	2	1	0
Hub ID			Pipe II)	

As shown in Table 1, three bits of the routing field are used for the Hub ID which identifies the hub agent that initiated the transaction. In alternative embodiments, to provide a hub-interface hierarchy exceeding 8, additional bits could be used in the routing field.

For example, there may exist multiple hub-interface hierarchies in a system, in which case the agent at the top of the hierarchies should be capable of routing completions back to the base of the hierarchy. In this context, "hierarchy" consists of multiple connected hub-interface segments starting from a hub-interface "root" agent (e.g., a Memory

Control Hub.) For instance, Figure 2 illustrates a system having only one hub-interface hierarchy. Figure 4, however, illustrates an example of system based on two hub-interface hierarchies. In embodiments implementing only one hub-interface hierarchy, a default value of "000" may be used in the Hub ID field.

The remaining three bits of the routing field may be used to identify internal pipes/queues within a hub-interface agent. For example the ICH may support internal USB (Universal Serial Bus) host control traffic and Bus Mastering ID (BM-ID) traffic via separate "pipes." As such, the Pipe ID may be used communicate to the servicing agent (e.g., MCH) that traffic initiated by different "pipes" have different attributes, and may be handled in accordance with a predetermined protocol. If a hub-interface agent does not implement separate internal pipes, it may use a default value of "000" in the Pipe ID field.

5

10

15

20

In an alternative embodiment, the transaction descriptors further include an attribute field. In one embodiment, the attribute field is a three-bit value, which specifies how a transaction is to be handled when a target hub-interface agent receives it. In some cases, the attribute field helps a system support demanding application workload, which relies on the movement, and processing of data with specific requirements or other differentiating characteristics.

For example, the attribute field may support the isochronous movement of data between devices, as used by a few recently developed external busses (e.g., IEEE 1394 and USB.) Such data movement requirements need to be maintained as data flows through the hubinterface between I/O devices and the CPU/memory subsystem.

In alternative embodiments, additional transaction attributes may include the ability to differentiate between "snooped" traffic where cache coherency is enforced by hardware (i.e., chipset) and "non-snooped" traffic that relies on software mechanisms to ensure data coherency in the system. Moreover, another possible attribute would be an "explicitly prefetchable" hint, to support a form of read caching and allow for more efficient use of the main memory bandwidth.

Ordering Rules

5

10

15

20

The transaction descriptors can also be used to support ordering rules between transactions transmitted across the hub-interface. For example, in one embodiment, transactions with identical transaction descriptors are executed in strong order (i.e., first come – first serve.)

Transactions having the same routing field but different attribute fields, however, may be reordered with respect to each other. For example, in one embodiment, isochronous transactions do not need to be strongly ordered with respect to asynchronous transactions.

In addition, in one embodiment of the hub-interface interface, data transmissions are permitted to make progress over requests, either in the same direction or the opposite direction. Read completions flowing in one direction are allowed to pass read requests flowing in the same direction.

And, write requests are allowed to pass read requests flowing in the same direction.

In alternative embodiments, however, the ordering rules for transactions travelling across the hub-interface interface, may vary within the scope of the invention. For example, in one embodiment, the hub-interface implements the ordering rules provided in Peripheral Component Interconnect (PCI) (Revision 2.2) to determine the flow of traffic across the hub-interface in opposite directions.

PROTOCOL LAYER

5

In one embodiment, the hub-interface uses a packet-based protocol with two types of packets: request and completion. A request packet is used for each hub-interface transaction. Completion packets are used where required, for example, to return read data, or to acknowledge completion of certain types of write transactions (e.g., I/O writes and memory writes with requested completion). Completion packets are associated with their corresponding request packets by transaction descriptors and ordering, as previously discussed in the section on the Transaction Layer.

In addition, in one embodiment, the hub-interface interface uses an arbitration protocol that is symmetric and distributed. For example, each hub agent drives a request signal, which is observed by the other agent

attached to the same interface. No grant signal is used, and agents determine ownership of the interface independently.

Moreover, in one embodiment, no explicit framing signal is used.

There is an implied relationship between the arbitration event that gives an agent ownership of the interface and the start of that agent's transmission. In alternative embodiment, framing signals could be used without departing from the scope of the invention.

The end of a packet transmission occurs when a hub-interface agent that owns the interface (e.g., is in the process of transmitting data) releases its control of the interface by de-asserting a request signal. In addition, in one embodiment, flow control is also accomplished by using a STOP signal to retry or disconnect packets, as is described in more detail below.

Packet Definition

5

10

15

20

In one embodiment of the hub-interface, data is transferred at a multiple rate (e.g., 1x, 4x, 8x) of the hub-interface clock (HLCK), which in one embodiment is a common clock shared by the hub agents joined by the hub-interface. The data is transmitted across a data signal path (PD) of the hub-interface, which has an "interface width" of some power of two (e.g., 8, 16, 24, 32.) As a result, the hub-interface may have varying data transfer granularities (i.e., transfer widths), depending upon the transfer rate and the width of the data signal path. For example, in the case of an

eight-bit interface width in 4x mode, the transfer width is 32 bits per HLCK. As a result, by varying the transfer rate and/or the interface width of the data signal path, the transfer width (i.e., number of bytes transferred per HLCK) can be scaled.

5

10

15

In addition, in one embodiment, packets may be larger than the transfer widths. As a result, the packets are transmitted in multiple sections (i.e., packet widths.) In one embodiment, the packets are divided into packet widths the size of double words (32 bits).


In the case of a 32 bit transfer width, the bytes of a packet width are presented on the interface starting with the least significant byte (byte 0) and finishing with the most significant byte (byte 3), as shown below in Table 2. In the case of a 64 bit transfer width (e.g., a sixteen bit wide interface in 4x mode) the less significant double-word (packet width) is transferred on the lower bytes of the data signal (e.g., PD [0:7]) and the more significant double-word is transferred in parallel on the upper bytes of the data signal (e.g., PD [15:8]). The two examples are shown below in table 2.

Table 2 Byte Transmission Order for 8 and 16 Bit Interface Widths

5

10

15



The Protocol Layer of the hub-interface interface is also responsible for framing the data. As such, the framing rules implemented by the hub-interface define how to map one or more packet widths onto a set of transfer widths. To simplify the parsing of packets into packet widths, in one embodiment of the hub-interface, the following three framing rules are implemented: a header section of a packet starts on the first byte of a transfer width; a data section of a packet (if present) starts on the first byte of a transfer width; and a packet occupies an integral number of transfer widths.

Any available transfer widths not consumed by a packet may be filled with a double word (DW) transmission, and will be ignored by the receiving hub agent. In alternative embodiments, more, less, and/or different framing rules may be used by the hub-interface within the scope of the present invention.

Table 3 and Table 4 set forth below, illustrate examples of the framing rules given above for the case of a 64 bit transfer width.

Table 3 Request using 32 Bit Addressing and Containing Three Doublewords of Data

4th Byte Transmitted on PD[15:8] Byte 7	3rd Byte Transmitted on PD[15:8] Byte 6	2nd Byte Transmitted on PD(15:8) Byte 5	First Byte Transmitted on PD[15:8] Byte 4	4th Byte Transmitted on PD[7:0] Byte 3	3rd Byte Transmitted on PD[7:0] Byte 2	2nd Byte Transmitted on PD[7:0] Byte 1	First Byte Transmitted on PD(7:0) Byte 0				
	Addres	s (32b)		Request Header							
	Second D	W of Data			First DW	of Data					
	{ DW}				Third DV	of Data					
							pit				

Table 4 Request using 64 Bit Addressing and Containing Three Doublewords of Data

on PD[7:0] on PD[7:0] on PD[7:0] on PD[7:0] Byte 3							
Request Header							
Address (63:32)							
First DW of Data							
Third DW of Data							

Request Packets

The packet header format for request packets, according to one embodiment, is shown below in Table 5 and Table 6. In the examples shown in Tables 5 and 6, the base header is one double-word, with one additional double-word required for 32 bit addressing, and two additional double-words required for the 64 bit addressing mode. The fields of the headers, as shown in Tables 5 & 6 are described below the tables.

In alternative embodiments of the hub-interface, the fields included in the header of the request packet may vary without departing from the scope of the invention. For example, the header may include additional field, less fields, or different fields in place of the fields shown below.

Moreover, the encoding of the fields may also vary without departing from the scope of the invention.

Table 5 Request Packet Header Format for 32 bit Addressing

	Last Byte Transmitted 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9												First Byte Transmitted								
31	30	29	28	27	26 25 24 23 22 21	20 19	18 17 16	15 14	13 12	11 10 9	8	þ 6	5	4	3	2	1 (0			
	1.1	I	1.6	lı.	Tonacasian Dan	lo.	len .	Ta	-												
сp	w	C	1	IIK.	Transaction Desc. Routing Field	served	ID Attr	Space	Data Lo	ength (D\	₩)	Last	DW	BE	1,2	DW	/ BE		Base		
Addr(31:2)												<									
L																		:	Address		

Table 6 Request Packet Header Format for 64 bit Addressing

Last Byte Transmitted First Byte Transmitted 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 cr af lk Transaction Desc. . Re-TD Attr Space Data Length (DW) DW BE | 1" DW BE اعضاً Routing Field Basc scrved Addr(31:2) R ca 32 bit CORPORENT Addr[63:32] 64 bit component

Transaction Descriptor

The Transaction Descriptor Routing and Attribute fields as previously described.

15 rq/cp

Request packets are identified with a '0' and completion packets with a '1' in this location.

Cr

Completion required ('1') or no completion required ('0').

	r/w	Read ('0') or Write ('1'). This field indicates if data will be included with a completion (read) or a request (write).
5	Address Format (af)	The addressing format is either Implied ('0') or 32/64 bit ('1').
10	Lock (lk)	Flag to indicate that the request is part of a locked sequence. Requests and completions in a locked sequence will have this bit set. Hub agents, which do not comprehend lock, ignore this flag and will fill this field with '0'.
	Data Length	The data length is given in double-words, encoded such that the number of doublewords represented is one plus this number. Thus, "000000" represents one double-word.
15	Space	This field selects the destination space type for the request. In one embodiment, possible destination spaces include Memory ("00"), and IO ("01").
20	1st DW BE	Byte enables for the first double-word of any read or write request to Memory or IO. Byte enables are active low. If there is only one double-word for a request, this byte enable field is used. In one embodiment, it is illegal to issue a memory or IO read or write request with no bytes enabled.
30	Last DW BE	Byte enables for the last double-word of any read or write request. Byte enables are active low. If there is only one double-word for a request, this field must be inactive ("1111"). Byte enables may be discontiguous (e.g.: "0101"). This field is never used with special cycles since it overlaps the "Special Cycle Encoding" field.
35	Addr[31:2]	The 32 bit address is generated as it would be on PCI for same type of cycle. This doubleword is included for the 32 and 64 bit addressing modes (but not for the implied addressing mode).
40	Extended Address (ea)	Indicates 32 bit addressing ('0') or 64 bit addressing ('1').

WO 01/31460

PCT/US00/29275

Config Type (ct)

For configuration cycles only, this bit is used to

indicate Type 0 ('0') or Type 1 ('1')

configuration cycle type. Because configuration cycles will always be performed with 32 bit addressing, this bit is overlapped with the

"Extended Address" bit.

Addr[63:32]

Upper address bits for 64 bit addressing mode. This double-word is included for the 64 bit

addressing mode.

10

15

20

5

Completion Packets

The header format for a completion packet, according to one embodiment, is shown below in Table 7. In one embodiment, the header is one double-word. The fields of the headers, as shown in Table 8 are described following the table.

In alternative embodiments of the hub-interface, however, the fields included in the header for a completion packet may vary without departing from the scope of the invention. For example, the header may include additional field, less fields, or different fields in place of the fields as described and shown below. Moreover, the encoding of the fields may also vary without departing from the scope of the invention.

Table 7 Completion Packet Header Format

Last Byte Transmitted

Routing Field

First Byte Transmitted

				26 25 24 23 22 21											•						1	0	
rq	r/	Re-	lk	Transaction Desc.	Re-	F	D At	tr F	svd	Dat	u L	eng	h (D	W)	C	omp	leti	on S	Stati	us			_

5	Transaction Descriptor	The Transaction Descriptor Routing and Attribute fields as previously discussed in the Transaction section.
	rq/cp	Completion packets are identified with a '1' in this location.
10	r/w	Read ('0') or Write ('1'). This field indicates if data will be included with a completion (read) or a request (write).
15	Lock (lk)	Flag to indicate that the completion is part of a locked sequence. Requests and completions in a locked sequence will have this bit set. Agents, which do not comprehend lock, ignore this flag and will fill this field with '0'.
20	Data Length	The data length is given in double-words, encoded such that the number of double-words represented is one plus this number. Thus, "0000000" represents one double-word.
	Completion Status	Indicates completion status using predetermined .
	Reserved	All reserved bits are set to '0'.

In one embodiment of hub-interface, completions for memory 25 reads may provide less than the full amount of data requested so long as the entire request is eventually completed. Likewise, completions for memory writes may indicate that less than the entire request has been completed. This might be done to satisfy a particular hub-interface interface latency requirement for a particular platform. 30

5

10

15

In addition, for a request that requires completion, the initiator, in one embodiment, retains information about the request, which may be stored in a buffer of the initiating hub agent. For example, this information may include the transaction descriptor, the size of the packet, lock status, routing information, etc. Furthermore, when receiving the completion(s), the initiator matches the completion(s) with the corresponding request. In the case of multiple completions, the initiator accumulates a count of the data completed for the original request until the original request is fully completed.

Interface-Arbitration and Packet Framing

In one embodiment of the hub-interface interface, when the interface is idle, the assertion of a request from either hub agent connected to the interface, is considered an arbitration event. The first agent to request wins ownership of the interface. If agents request ownership simultaneously when the hub-interface is idle, the least recently serviced hub agent wins. In one embodiment, all hub agents track the least recently serviced status (e.g., via a status flag of an internal register.) In alternative embodiment, alternative arbitration routines may be used within the scope of the present invention.

Once a hub agent acquires the ownership of the interface, it will continue to own the interface until it completes its transaction, or until an

allocated time bandwidth expires. For example, in one embodiment, a timeslice counter is provided in each hub agent to control bandwidth allocation and to limit an agent's interface ownership tenure. The time allotted to a hub agent (i.e., timeslice value) may be different or the same for hub-interface agents attached to the same interface. The timeslice counter is started upon acquiring ownership of interface and counts hub-interface base clock periods.

5

10

15

20

In one embodiment, each hub agent is responsible for managing its own timeslice allocation. As such, in one embodiment, a timeslice value may be programmed via a hub-interface command register for each interface in each hub agent.

Figure 5 illustrates an example of arbitration for the hub-interface interface between hub agent A and agent B and the transfer of two packets. The example illustrates arbitration out of an idle interface state, with the interface then returning to idle. Moreover, in the example illustrated, the interface is using a 4x data transfer mode with eight bit data signal (PD) path. Agent A, in the example illustrated in Figure 5, is the most recently serviced (MRS) agent. As a result, Agent A asserts its external request signal (RQA) and samples the state of the Agent B's request signal (RQB) on clock edge 1 (which is shown to be inactive) before starting packet transmission off the same edge.

In one embodiment, there is a two clock delay before the transmitted data (i.e., data from Agent A) is available internally in the receiver (i.e., Agent B), starting from clock edge 3. The first packet consists of two double-words 502 and 504 and requires two base clocks to transmit in the 4x mode. The second packet is three double-words 506, 508, and 510, and so requires three base clocks in the 4x mode.

Flow Control

15

20

In one embodiment, packets may be retried or disconnected by a receiving agent due to lack of request queue space, data buffer space, or for other reasons. In one embodiment, Flow control is accomplished using a STOP signal.

Figure 6 illustrates an example of the use of STOP signal. As illustrated, Agent A asserts its external request signal (RQA) and samples the state of the Agent B's request signal (RQB) on clock edge 1 (which is shown to be inactive) before starting packet transmission off the same edge (e.g., clock edge 1.)

Following a two clock delay, the data transmitted from Agent A is available internally in the receiver at Agent B, starting from clock edge 3. In one embodiment, following receipt of data transmitted from Agent A, is the first opportunity for Agent B to enact flow control by asserting the STOP signal, as illustrated in Figure 6, at clock edge 4.

In addition, when ownership of PD signal changes from one hub agent to another, ownership of the STOP signal will be also be exchanged following a predetermined number of clocks. Moreover, in one embodiment, the STOP signal is sampled on base clocks, which correspond to the final transfer of a packet width. For example, in a 4x mode (using an eight bit wide PD signal), the STOP signal is sampled each base clock. However, for a 1x mode, the STOP signal is sampled each fourth clock (with the beginning of a transaction being used as a reference point).

Following the reception of a STOP signal, the hub agent that receives the STOP signal determines whether it may retry sending additional packets. Figure 7 is a flow diagram describing the steps performed by a hub agent in determining whether it may retry sending a packet following receipt of a STOP signal, according to one embodiment.

10

15

20

In step 702, a hub agent that is currently transmitting packets receives a STOP signal. In response, in step 704 the hub agent that receives the STOP signal determines if the other agent (which activated the STOP signal) is requesting ownership of the interface, by sampling the other hub agents request signal (e.g., RQB.)

If the recipient of the STOP signal determines that the agent which sent the STOP signal is not requesting ownership of the interface, in step 706 the current owner of the interface may attempt to transmit a packet

following recovery from the STOP. On the other hand, if it is determined that the agent which activated the STOP signal is requesting ownership, in step 708, the current owner determines if its timeslice has expired.

If the timeslice for the current owner of the interface has expired, in step 710, the current owner releases ownership. If the timeslice for the current owner has not expired, the current owner may transmit a packet with an attribute that is different from the interrupted packet. More specifically, in step 712, the current owner determines if it has a packet with a attribute type that is different from any packets that have been retried in the present arbitration session (i.e., the period of the current owner's tenure), which needs to be transmitted.

If the current owner does have a packet with a different attribute, in step 714 the current owner may attempt to transmit the packet.

Otherwise, the current owner release ownership of the interface.

15 PHYSICAL INTERFACE

5

10

20

In one embodiment, the hub-interface interface implements a physical interface that operates at a base frequency of either 66MHz or 100MHz. Other frequencies may also be used. In addition, in one embodiment, the physical interface uses a source synchronous (SS) data transfer technique which can be quad-clocked to transfer data at 4X of the base hub-interface clock. As a result, in an embodiment having an 8-bit

data interface (e.g., PD) operating at a base frequency of 66MHz or 100MHz, a bandwidth of 266 megabytes per second (MB/s) or 400MB/s may be achieved, respectively.

Furthermore, in one embodiment, the hub-interface interface supports a voltage operation of 1.8V, and is based on complementary metal-oxide semiconductor process (CMOS) signaling. In an alternative embodiments, however, the interface may operate at alternative frequencies and/or alternative sized data interfaces to provide varying bandwidths, and support alternative operating voltages, based on alternative signal processing, without departing from the scope of the invention.

External Signals Definition

5

10

Figure 8 illustrates the physical signal interface of the hub-interface between two hub agents, according to one embodiment. As shown in

Figure 8, the hub-interface physical interface uses a bi-directional eight bit data bus (PD [7:0]) with a differential pair of source synchronous strobe signals (PSTRBN, PSTRBP) for data clocking. In an alternative embodiment, the interface can widened. For example, as shown in Figure 8, an additional eight bit data bus (PD [15:8]) can also be used along with an additional pair of pair of source synchronous strobe signals (PUSTRBN, PUSTRBP.) Moreover, in an alternative embodiment, unidirectional data signals could be used.

In addition, one unidirectional arbitration signal connects each agent to the other (RQa, RQb), and a bi-directional STOP signal is used by the receiving agent to control data flow, as previously described.

Additional interface signals include the system reset (Reset), common clock (HLCLK) and voltage reference signals (HLVREF). As well, signals for each hub agent (ZCOMP) to match its driver output impedance to the appropriate value to compensate for manufacturing and temperature variations, are also included.

5

The physical signals shown in the interface illustrated in Figure 8

are further described below in Table 8. In alternative embodiments of the hub-interface, the signals included in the physical interface may vary without departing from the scope of the invention. For example, the physical interface may include more, less or different signals varying from the signals shown in Figure 8 and further described below in Table 8.

Table 8 Hub-interface Interface Signals for Eight Bit Agents

PD[7:0] 8	Name	Bits	Type	Clock	Description
PD[7:0] 8 ASTS' SS' Packet data pins. The data interface when idle, in one embodiment, is held by active sustainers at the last voltage value to which it was driven. PSTRBP 1 ASTS SS Negative PD Interface Strobe (default voltage level = VSSHL) and Positive PD Interface. The agent that is providing data drives this signal. PSTRBN and PSTRBP should be sensed fully differentially at the receiver. PSTRBN 1 ASTS SS Positive PD Interface Strobe, see PSTRBP description above. RQa 1 I/O CC' Active-high request from agent A (output from A, input to B) to obtain ownership of the hub-interface interface. RQa is asserted when agent A has data available to send, and is deasserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. PCCHL 4 power N/A 1.8V					
PSTRBP 1 ASTS SS Negative PD Interface Strobe (default voltage level = VSSHL) and Positive PD Interface Strobe (idle voltage level = VSSHL) and Positive PD Interface Strobe (idle voltage level = VSSHL) and Positive PD Interface. The agent that is providing data drives this signal. PSTRBN and PSTRBP should be sensed fully differentially at the receiver. Positive PD Interface Strobe, see PSTRBP description above. RQa 1 I/O CC Active-high request from agent A (output from A, input to B) to obtain ownership of the hub-interface interface. RQa is asserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. Provides Impedance Compensation. 1 I/O N/A power N/A power N/A provides Impedance Compensation.	PD[7:0]		ASTS ¹		Packet data pine. The data interference and an idla
PSTRBP 1 ASTS SS Voltage value to which it was driven. Negative PD Interface Strobe (default voltage level = VSSHL) and Positive PD Interface. The agent that is providing data drives this signal. PSTRBN and PSTRBP should be sensed fully differentially at the receiver. PSTRBN 1 ASTS SS Positive PD Interface Strobe, see PSTRBN and PSTRBP should be sensed fully differentially at the receiver. Positive PD Interface Strobe, see PSTRBP description above. RQa 1 I/O CC Active-high request from agent A (output from A, input to B) to obtain ownership of the hub-interface interface. RQa is asserted when agent A has data available to send, and is deasserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. Provides Impedance Compensation. 1 I/O N/A 1.8V	, , ,	-			embodiment is held by active custoiners at the least
PSTRBP 1 ASTS SS Negative PD Interface Strobe (default voltage level = VSSHL) and Positive PD Interface Strobe (idle voltage level = VSSHL) and Positive PD Interface Strobe (idle voltage level = VCCHL) together provide timing for 4X and 1X data transfer on the PD[7:0] interface. The agent that is providing data drives this signal. PSTRBN and PSTRBP should be sensed fully differentially at the receiver. PSTRBN 1 ASTS SS Positive PD Interface Strobe, see PSTRBN and PSTRBP should be sensed fully differentially at the receiver. Positive PD Interface Strobe, see PSTRBN and PSTRBP should be sensed fully differentially at the receiver. Positive PD Interface Strobe (default voltage level = VSSHL at the PD[7:0] interface. The agent that is providing data drives this signal. PSTRBN and PSTRBP should be sensed fully differentially at the receiver. Positive PD Interface Strobe (default voltage is event that is providing data drives this signal. PSTRBN and PSTRBP should be sensed fully differentially at the receiver. Positive PD Interface Strobe (ide voltage in the positive PD Interface agent that is providing data drives thin signal. PSTRBN and PSTRBP should be sensed fully differentially at the receiver. Positive PD Interface Strobe (idea unit providing data drives this signal. PSTRBN and PSTRBP should be sensed fully differentially at the receiver. Positive PD Interface Strobe (PCP AL) and PSTRBP should be sensed fully differentially at the receiver. Positive PD Interface Strobe full year on the provides timing information for agent A determines that it should release the interface. Reset voltage value is VSSHL. RQa 1 I/O CC Request from agent A (output from A, input to B) to obtain ownership of the hub-interface agent A data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQa 1 I/O CC Request from agent A (output from B, input to A). See above description of RQa. Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A Divide Interf			1		voltage value to which it was driven
VSSHL) and Positive PD Interface Strobe (idle voltage level = VCCHL) together provide timing for 4X and 1X data transfer on the PD[7:0] interface. The agent that is providing data drives this signal. PSTRBN and PSTRBP should be sensed fully differentially at the receiver. PSTRBN 1 ASTS SS Positive PD Interface Strobe, see PSTRBP description above. RQa 1 I/O CC' Active-high request from agent A (output from A, input to B) to obtain ownership of the hub-interface interface. RQa is asserted when agent A has data available to send, and is deasserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. Provides Impedance Compensation. 1 I/O N/A ground N/A	PSTRBP	1	ASTS	SS	Negative PD Interface Stroke (default makes a laur)
PSTRBN 1					VSSHI) and Positive PD Interface Stabe (idla natural
PSTRBN 1	l		i		level = VCCHI) together provide timing for 47 and 17
PSTRBN 1 ASTS SS Positive PD Interface Strobe, see PSTRBN and PSTRBP should be sensed fully differentially at the receiver. Positive PD Interface Strobe, see PSTRBP description above. RQa 1 I/O CC' Active-high request from agent A (output from A, input to B) to obtain ownership of the hub-interface interface. RQa is asserted when agent A has data available to send, and is deasserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. Provides Impedance Compensation. 1 I/O N/A 1.8V			[data transfer on the PD[7:0] interface. The accept the time
SS Solutive PD Interface Strobe, see PSTRBP description above. RQa 1 I/O CC Active-high request from agent A (output from A, input to B) to obtain ownership of the hub-interface interface. RQa is asserted when agent A has data available to send, and is deasserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' HLVREF 1 I CC Active-low reset indication to hub-interface agents.' Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. Provides Impedance Compensation. 1.8V			i	ŀ	providing data drives this signal PSTPRN and PSTPRN
PSTRBN 1 ASTS SS Positive PD Interface Strobe, see PSTRBP description above. RQa 1 I/O CC Active-high request from agent A (output from A, input to B) to obtain ownership of the hub-interface interface. RQa is asserted when agent A has data available to send, and is deasserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP 1 I/O N/A Provides Impedance Compensation. VCCHL 4 power N/A 1.8V	i	1			should be sensed fully differentially at the maniver
RQa 1 I/O CC Active-high request from agent A (output from A, input to B) to obtain ownership of the hub-interface interface. RQa is asserted when agent A has data available to send, and is deasserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents. Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP 1 I/O N/A Provides Impedance Compensation. VCCHL 4 power N/A 1.8V	PSTRBN	1	ASTS	SS	Positive PD Interface Strobe see PSTRRP description
input to B) to obtain ownership of the hub-interface interface. RQa is asserted when agent A has data available to send, and is deasserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' HLVREF 1 I CC Active-low reset indication to hub-interface agents.' Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP 1 I/O N/A Provides Impedance Compensation. VCCHL 4 power N/A 1.8V					above.
input to B) to obtain ownership of the hub-interface interface. RQa is asserted when agent A has data available to send, and is deasserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.¹ HLVREF 1 I N/A Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP 1 I/O N/A Provides Impedance Compensation. VCCHL 4 power N/A 1.8V	RQa	1	1/0	CC,	Active-high request from agent A (output from A
interface. RQa is asserted when agent A has data available to send, and is deasserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' HLVREF 1 I CC Active-low reset indication to hub-interface agents.' N/A Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP 1 I/O N/A Provides Impedance Compensation. VCCHL 4 power N/A 1.8V					input to B) to obtain ownership of the hub-interface
available to send, and is deasserted when either all of agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL. RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents. 'N/A Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP 1 I/O N/A Provides Impedance Compensation. VCCHL 4 power N/A 1.8V		1			interface. RQa is asserted when agent A has data
agent A's data has been sent or agent A determines that it should release the interface. Reset voltage value is VSSHL RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' HLVREF 1 I CC Active-low reset indication to hub-interface agents.' Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP VCCHL 4 power N/A 1.8V					available to send, and is deasserted when either all of
it should release the interface. Reset voltage value is VSSHL RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents. N/A Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP 1 I/O N/A Provides Impedance Compensation. VCCHL 4 power N/A 1.8V					agent A's data has been sent or agent A determines that
RQb 1 I/O CC Request from agent B (output from B, input to A). See above description of RQa. STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents. N/A Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP 1 I/O N/A Provides Impedance Compensation. VCCHL 4 power N/A 1.8V	l		ļ		it should release the interface. Reset voltage value is
STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.¹ HLVREF 1 I N/A Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP 1 I/O N/A Provides Impedance Compensation. 1.8V		ł			VSSHL.
STOP 1 ASTS CC Used for pipelined flow control to retry or disconnect packets. HLCLK 1 I I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' HLVREF 1 I CC Active-low reset indication to hub-interface agents.' Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP 1 I/O N/A Provides Impedance Compensation. VCCHL 4 power N/A 1.8V	RQb	1	1/0	CC	Request from agent B (output from B, input to A). See
HLCLK I I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents. HLVREF I I CC Active-low reset indication to hub-interface agents. Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. HLZCOMP VCCHL VSSHL I I/O N/A Provides Impedance Compensation. 1.8V		<u> </u>			above description of RQa.
HLCLK I I N/A hub-interface base clock, in one embodiment, either 66MHz or 100MHz. This provides timing information for the common clock signals (described further below. Active-low reset indication to hub-interface agents.' Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. Provides Impedance Compensation. VCCHL VSSHL 4 Provides Impedance Compensation. 1.8V	STOP	1	ASTS	CC	Used for pipelined flow control to retry or disconnect
RESET# 1 I CC Active-low reset indication to hub-interface agents. HLVREF 1 I I/O N/A VCCHL 4 power N/A ground N/A HALVESH 1 I I/O N/A Provides Impedance Compensation. HALVESH 1 I I/O N/A ground N/A ISV	177 C1 1/				
RESET# 1 I I CC Active-low reset indication to hub-interface agents. HLVREF 1 I I Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. Provides Impedance Compensation. VSSHL 4 ground N/A for the common clock signals (described further below. Active-low reset indication to hub-interface agents. Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. Provides Impedance Compensation. 1.8V	HLCLK	l I	1	N/A	hub-interface base clock, in one embodiment, either
HLVREF I I CC N/A Active-low reset indication to hub-interface agents. Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. Provides Impedance Compensation. VSSHL VSSHL I I I I I I I I I I I I I					66MHz or 100MHz. This provides timing information
HLVREF I I Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. Provides Impedance Compensation. VCCHL VSSHL 4 ground N/A I/O N/A Provides Impedance Compensation. 1.8V	RESET#	,	,	CC	for the common clock signals (described further below.
HLZCOMP 1 I/O N/A power N/A ground N/A ground N/A ground N/A Provides Impedance Compensation. Voltage reference (VCCHL/2) for differential inputs. In one embodiment, the voltage is generated on the motherboard through a voltage divider. Provides Impedance Compensation. 1.8V	· ·	1 1	1		Veltage reference GIGGIR (8)
HLZCOMP 1 I/O N/A Provides Impedance Compensation. VCCHL 4 power N/A 1.8V VSSHL 4 ground N/A		•	1	14/17	In one ambediment the walks as it.
VCCHL 4 ground N/A Provides Impedance Compensation. VSSHL 4 ground N/A 1.8V]		1	motherhoard through a voltage is generated on the
VCCHL 4 power N/A 1.8V VSSHL 4 ground N/A	HLZCOMP	11	1/0	N/A	Provides Impedance Composedia
VSSHL 4 ground N/A		1 7			1.8V
		1 · . [- :		
Iotal: 25	Total:	25		- "	

¹ ASTS = Actively Sustained Tri-State.

²SS = Source Synchronous Mode Signal

⁵ CC = Common Clock Mode Signal

⁴ In one embodiment, Reset is a system-wide signal; it is an output from one component of the system and an input to the other component(s). Moreover, Reset is asynchronous with respect to HLCLK.

5

10

20

Common Clock Transfer Mode Operation

In one embodiment, many of the signals transmitted across the hub-interface interface are transmitted in accordance with a common clock mode. More specifically, the timing of the signals that are transmitted via the common clock mode are referenced to a single clock (e.g., the hubinterface clock.) In alternative embodiments, the signals may be tied to a system clock, exterior to the hub-interface agents. Moreover, there may be more than one hub-interface segment in a system, in which case different base clocks may be used for the different segments. For example, one component might implement both a 66MHz base hub-interface interface and a 100MHz base hub-interface interface.

Source Synchronous Transfer Mode Operation

In one embodiment, the packets/data are transmitted using a source synchronous clock mode, which provides a technique for 15 multiplying the data transfer rate of data. For example, in an embodiment using 4X source synchronous clocking mode with an eight bit data signal path, transmitting a double-word (i.e., four byte) requires only one hub-interface clock cycle (HLCK.) Alternatively, transmitting a double word using 1X source synchronous clocking mode on an eight bit data signal path would require a full hub-interface clock cycle to complete.

More specifically, in one embodiment of source synchronous transmission, strobes (e.g., PSTRBN/PSTRBP) are sent with a data transmission in accordance with a predetermined timing relationship between the strobes and the data. The strobes are thereafter used by the receiving hub agent to latch the data into the receiving hub agent.

5

10

15

20

More specifically, in one embodiment, the edges of the strobes PSTRBP/PSTRBN are used by the receiving hub agent to identify the presence and timing of data being transferred across the data signal paths. For example, as illustrated in the timing diagram of Figure 9, in one embodiment a first data transfer corresponds to the rising edge of PSTRBP and the falling edge of PSTRBN. A second data transfer corresponds to the rising edge of PSTRBN and the falling edge of PSTRBP.

In addition, in one embodiment, as further shown in Figure 9, the transmit edges of the strobes PSTRBP/PSTRBN are positioned near the center of the data valid window. As a result, the receiving agent is given an input data sampling window to accommodate various system timing skews. Moreover, in one embodiment a minimum data valid before strobe edge (tDvb), and a minimum data valid after strobe edge (tDva) are also used by the receiving hub agent to identify and latch data being transmitted. Once the receiving hub agent latches the incoming data, the data is thereafter held for brief period to resynchronize the data with the

hub-interface clock (HLCK) before being passed along within the hub agent.

In the foregoing specification the invention has been described with

reference to specific exemplary embodiments thereof. It will, however, be
evident that various modifications and changes may be made thereto
without departing from the broader spirit and scope of the invention. For
example, the hub-interface interface, according to one embodiment, may
be implemented in a computer system having multiple processors, as

illustrated in Figure 10. The specification and drawings are, as a result, to
be regarded in an illustrative rather than a restrictive sense.

CLAIMS

What is claimed is:

- 1 1. An interface to transfer data directly between a memory control hub (MCH) and
- 2 a input/output control hub (ICH) within a computer system, comprising:
- a data signal path to transmit data in packets via split transactions; and
- a set of command signals, wherein said interface provides a point-to-point
- 5 connection between said MCH and said ICH, exclusive of an external bus
- 6 connected directly to the interface.
- 1 2. The interface of claim 1, wherein said MCH and said ICH within said computer
- 2 system are components within a chipset.
- 1 3. The interface of claim 1, wherein a first transaction is initiated on said interface
- 2 with a request packet, subsequent to arbitration for ownership of said interface.
- 1 4. The interface of claim 3, wherein said request packet includes a transaction
- 2 descriptor.
- 1 5. The interface of claim 3, wherein a completion packet is transmitted on said
- 2 interface in response to said request packet of said first transaction.
- 1 6. The interface of claim 3, wherein said request packet includes transaction
- 2 descriptor and said completion packet includes a corresponding transaction descriptor.
- 1 7. The interface of claim 5, wherein a request packet for a second transaction can be
- 2 transmitted across said interface prior to transmitting said completion packet in
- 3 response to the request packet of said first transaction.

- 1 8. The interface of claim 3, wherein said data signal path is scalable.
- 1 9. The interface of claim 8, wherein packets are transmitted across said data signal
- 2 path via a source synchronous clock mode.
- 1 10. The interface of claim 9, wherein said interface includes a set of bi-directional
- 2 data signals, a first and second source synchronous strobe signal, a unidirectional
- 3 arbitration signal, and a bi-directional stop signal.
- 1 11. The interface of claim 10, wherein said interface further includes a system reset
- 2 signal, a common clock signal, and a voltage reference signal.
- 1 12. The interface of claim 11, wherein said transaction descriptors identify separate
- 2 hubs within a hierarchy of multiple interfaces between at least three hubs.
- 1 13. The interface of claim 5, wherein said request packet includes a field indicating if
- 2 a completion packet is required in response to the respective request packet.
- 1 14. The interface of claim 3, wherein arbitration between said hubs is symmetric and
- 2 distributed.
- 1 15. The interface of claim 3, wherein a hub is allotted ownership of said interface up
- 2 to a predetermined amount of time.
- 1 16. An interface to transfer data directly between a memory control hub (MCH) and
- 2 an input/output control hub (ICH) within a computer system, comprising:

a first means for transmitting data between said MCH and said ICH in packets

- 4 via split transactions; and
- 5 a second means for transmitting command signals, wherein said interface
- 6 provides a point-to-point connection between said MCH and said ICH, exclusive
- of an external bus connected directly to the interface.
- 1 17. The interface of claim 16, wherein said ICH and said MCH within said computer
- 2 system are components within a chipset.
- 1 18. The interface of claim 17, wherein said interface includes a means for initiating a
- 2 first transaction on said interface with a request packet.
- 1 19. The interface of claim 18, wherein said request packet includes a transaction
- 2 descriptor.
- 1 20. The interface of claim 19, wherein said interface includes means for providing a
- 2 completion packet in response to said request packet of said first transaction.
- 1 21. The interface of claim 18, wherein said request packet includes a transaction
- 2 descriptor and said completion packet includes a corresponding transaction descriptor.
- 1 22. The interface of claim 21, wherein said interface includes a means for
- 2 transmitting request packet for a second transaction across said interface prior to
- 3 transmitting said completion packet in response to the request packet of said first
- 4 transaction.

1 23. The interface of claim 22, wherein said first means for transmitting data in

- 2 packets via split transactions includes further includes means for scaling a data signal
- 3 path.
- 1 24. The interface of claim 23, wherein said interface includes means for transmitting
- 2 packets across said interface via a source synchronous clock mode.
- 1 25. The interface of claim 21, wherein said transaction descriptors include a means
- 2 for identifying separate hubs within a hierarchy of multiple interfaces between three or
- 3 more hubs.
- 1 26. The interface of claim 20, wherein said request packet includes a means for
- 2 indicating if a completion packet is required in response to the respective request
- 3 packet.
- 1 27. The interface of claim 26, wherein interface includes a means for arbitrating
- 2 between said hubs for ownership of said interface.
- 1 28. The interface of claim 21, wherein said interface further includes a means for is
- 2 allotting ownership of said interface to one of said hubs up to a predetermined amount
- 3 of time.
- 1 29. An interface to transfer data between a memory control hub and an
- 2 input/output (I/O) hub of a chipset within a computer system, comprising:
- a bi-directional data signal path and a pair of source synchronous strobe signals,
- 4 said data signal path transmits data in packets via split transactions, said packets

5 including a request packet and completion packet, said request packet including a

6 transaction descriptor; and

a set of command signals including unidirectional arbitration signal, a bi-

8 directional stop signal, a system reset signal, a common clock signal, and a voltage

9 reference signal, wherein said interface provides a point-to-point connection between

said memory control hub and said I/O hub, exclusive of an external bus connected

11 directly to the point-to-point connection.

- 1 30. A computer system comprising
- 2 a processor;

10

1

- 3 a memory control hub (MCH) coupled to said processor;
- an input/output control hub (ICH) coupled to said MCH via an interface to transfer data directly between the MCH and the ICH;
- 6 said interface having a data signal path to transmit data in packets via split
- 7 transactions, and said interface including a set of command signals, wherein said
- 8 interface provides a point-to-point connection between said MCH and said ICH,
- 9 exclusive of an external bus connected directly to the point-to-point connection; and
- 10 at least one peripheral component coupled to said ICH.
- 1 31. The computer system of claim 30, wherein said peripheral component is a
- 2 Peripheral Component Interconnect (PCI) agent.
- 2 32. The computer system of claim 31, wherein said first and second hubs within said
- 3 computer system are components within a chipset.

1 33. The computer system of claim 32, wherein a first transaction is initiated on said

- 2 interface with a request packet, subsequent to arbitration for ownership of said
- 3 interface.
- 1 34. The computer system of claim 33, wherein said request packet includes a
- 2 transaction descriptor.
- 1 35. The computer system of claim 33, wherein a completion packet is transmitted on
- 2 said interface in response to said request packet of said first transaction.
- 1 36. The computer system of claim 35, wherein said request packet includes a
- 2 transaction descriptor and said completion packet includes a corresponding transaction
- 3 descriptor.
- 1 37. The computer system of claim 36, wherein a request packet for a second
- 2 transaction can be transmitted across said interface prior to transmitting said
- 3 completion packet in response to the request packet of said first transaction.
- 1 38. The computer system of claim 36, wherein said data signal path is scalable.
- 1 39. The computer system of claim 38, wherein packets are transmitted across said
- 2 data signal path via a source synchronous clock mode.
- 1 40. The computer system of claim 39, wherein said interface includes a set of bi-
- 2 directional data signals, a first and second source synchronous strobe signal, a
- 3 unidirectional arbitration signal, and a bi-directional stop signal.

1 41. The computer system of claim 40, wherein said interface further includes a

- 2 system reset signal, a common clock signal, and a voltage reference signal.
- 1 42. The computer system of claim 41, wherein said transaction descriptors identify
- 2 separate hubs within a hierarchy of multiple interfaces between at least three hubs.
- 1 43. The computer system of claim 42, wherein said request packet includes a field
- 2 indicating if a completion packet is required in response to the respective request
- 3 packet.
- 1 .44. The computer system of claim 43, wherein arbitration between said hubs is
- 2 symmetric and distributed.
- 1 45. The computer system of claim 44, wherein a hub is allotted ownership of said
- 2 interface up to a predetermined amount of time.
- 1 46. The computer system of claim 31, wherein the computer system includes
- 2 multiple processors.
- 1 47. The computer system of claim 31, wherein the computer system further includes a
- 2 third hub coupled to said ICH via an interface comprising:
- a bi-directional data signal path and a pair of source synchronous strobe signals,
- 4 said data signal path transmits data in packets via split transactions, said packets
- 5 including a request packet and completion packet, said request packet including a
- 6 transaction descriptor; and

a set of command signals including unidirectional arbitration signal, a bi-


- 8 directional stop signal, a system reset signal, a common clock signal, and a voltage
- 9 reference signal.
- 1 48. The computer system of claim 31, wherein the processor and the MCH of said
- 2 computer system, are integrated on a single semiconductor unit.
- 1 49. The computer system of claim 31, wherein the MCH and a graphics unit of said
- 2 computer system, are integrated on a single semiconductor unit.
- 1 50. A memory control hub (MCH) comprising:
- an interface to transfer data directly to an input/output control hub (ICH) within
- a computer system, the interface having a data signal path to transmit data in
- 4 packets via split transactions, and a set of command signals, wherein the
- 5 interface provides a point-to-point connection between said the MCH and said
- 6 ICH, exclusive of an external bus connected directly to the interface.
- 1 51. The memory control hub of claim 50, wherein said MCH and ICH are
- 2 components within a chipset.
- 1 52. The memory control hub of claim 50, wherein a first transaction is initiated on
- 2 said interface with a request packet, subsequent to arbitration for ownership of said
- 3 interface.
- 1 53. The memory control hub of claim 52, wherein said request packet includes a
- 2 transaction descriptor.


1 54. The memory control hub of claim 53, wherein a completion packet is transmitted


- 2 on said interface in response to said request packet of said first transaction.
- 1 55. The memory control hub of claim 52, wherein said request packet includes
- 2 transaction descriptor and said completion packet includes a corresponding transaction
- 3 descriptor.
- 1 56. The memory control hub of claim 55, wherein a request packet for a second
- 2 transaction can be transmitted across said interface prior to transmitting said
- 3 completion packet in response to the request packet of said first transaction.
- 1 57. The memory control hub of claim 56, wherein said data signal path is scalable.
- 1 59. The memory control hub of claim 57, wherein packets are transmitted across said
- 2 data signal path via a source synchronous clock mode.
- 1 60. The memory control hub of claim 59, wherein said interface includes a set of bi-
- 2 directional data signals, a first and second source synchronous strobe signal, a
- 3 unidirectional arbitration signal, and a bi-directional stop signal.
- 1 61. The memory control hub of claim 60, wherein said interface further includes a
- 2 system reset signal, a common clock signal, and a voltage reference signal.
- 1 62. The memory control hub of claim 61, wherein said transaction descriptors
- 2 identify separate hubs within a hierarchy of multiple interfaces between at least three
- 3 hubs.


1 63. The memory control hub of claim 62, wherein said request packet includes a field

- 2 indicating if a completion packet is required in response to the respective request
- 3 packet.
- 1 64. The memory control hub of claim 63, wherein arbitration between said hubs is
- 2 symmetric and distributed.
- 1 65. The memory control hub of claim 64, wherein a hub is allotted ownership of said
- 2 interface up to a predetermined amount of time.
- 1 66. The memory control hub of claim 50, wherein the memory control hub and a
- 2 processor are integrated on a single semiconductor unit.
- 1 67. The memory control hub of claim 50, wherein the memory control hub and a
- 2 graphics unit are integrated on a single semiconductor unit.











FIGH








Fig. 5




Fig. 6




Fig. 7




Fig. 8







Fig. 9









INTERNATIONAL SEARCH REPORT

Inte nai Application No PCT/US 00/29275

		PC1/US 00/29275		
A. CLASSI IPC 7	FICATION OF SUBJECT MATTER G06F13/40			
According to	o International Patent Classification (IDC)	· ·		
	o International Patent Classification (IPC) or to both national class SEARCHED	Ricalion and IPC		
	ocumentation searched (classification system followed by classific	cation symbols)		
IPC 7	G06F	•		
Documental	tion searched other than minimum documentation to the extent th	al such documents are included in the fields searched		
Electronic d	ata base consulted during the international search (name of data	base and, where practical, search terms used)		
	ta, PAJ, IBM-TDB			
	ENTS CONSIDERED TO BE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the	relevant passages Relevant to claim No.		
X	WO 99 15981 A (INTER CORP.) 1 April 1999 (1999-04-01) page 12, paragraph 4 -page 16, 1; figures 1,2,8,10C	1-57, 59-67 paragraph		
A	WO 96 13777 A (INTEL CORP.) 9 May 1996 (1996-05-09) page 17, paragraph 2 -page 19, 2; figures 2,5,6	1-57, 59-67 paragraph		
A	US 5 206 946 A (BRUNK) 27 April 1993 (1993-04-27) column 2, line 67 -column 4, li figure 2	1-57, 59-67		
Funt	ner documents are listed in the continuation of box C.	Palent lamity members are listed in annex.		
"A" docume consider a earlier of filing de "L" documer which is citation "O" documer offer in "P" documer later the consider in "P" documer eafer the consider in "A" documer eafer the considered in "A" documer eafer the considered in "A" documer eafer the considered in "A" documer eafer ea	nt which may throw doubts on priority claim(s) or is clied to establish the publication date of another in or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or means ent published prior to the international filling date but can the priority date claimed	 'T' later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention. 'X' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone. 'Y' document of particular relevance; the claimed invention cannot be considered to involve an invention step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. '&' document member of the same patent tarnity 		
	actual completion of the international search	Date of mailing of the international search report		
	5 February 2001	23/02/2001		
rame and n	naiting address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl. Fax: (+31-70) 340-3016	Authorized officer Gill, S		

INTERNATIONAL SEARCH REPORT

nformation on patent family members

Int Inal Application No PCT/US 00/29275

Patent document cited in search report	rt	Publication date	Patent family member(s)		Publication date
WO 9915981	Α		US	6088370 A	11-07-2000
			AU	8488698 A	12-04-1999
			CN	1279790 T	10-01-2001
			EP	1019838 A	19-07-2000
WO 9613777	Α	09-05-1996	US	5742847 A	21-04-1998
			AU	4019995 A	23-05-1996
			EP	0789879 A	20-08-1997
US 5206946	A	27-04-1993	WO	9412926 A	09-06-1994
			EP	0672274 A	20-09-1995
			JP	8505966 T	25-06-1996